



Outline

- Concurrent Signal Assignment
- Conditional Signal Assignment
- Selected Signal Assignment
- Unaffected value
- Block Statement

VHDL - Flaxer Eli

Concurrent Assertion Statement



Data-Flow Modeling

Ch 6 -

Concurrent Statement

- The Data-Flow modeling is a collections of concurrent statements.
- All the statements must be write only in the architecture body.
- There is no meaning to the order of the statements.
- There are 3 Data-Flow statement:
 - Concurrent Signal Assignment
 - Conditional Signal Assignment
 - Selected Signal Assignment

VHDL - Flaxer Eli

Concurrent Signal Assignment

• The syntax is:

target-signal <= waveform;</pre>

- E	kamples:
	z <= a;
	z <= a AFTER 10 ns;
	z <= (a AND b) AFTER 20 ns;
	z <= a AFTER 10 ns, '1' AFTER 20 ns, '0' AFTER 30 ns;
L	
L - Flaxer Eli	Data-Flow Modeling Ch 6

Conditional Signal Assignment

- Also called a When-Else Statement.
- Concurrent statement, thus all signals.
- Similar to a sequential IF-THEN-ELSE statement.
- Select one of several values to drive an output signal.
- Selection based on first condition that is TRUE.
- Syntax:

VHDL - Flaxer Eli

target_signal <= value1 WHEN condition1 ELSE value2 WHEN condition2 ELSE ... value9;</pre>

Data-Flow Modeling

Ch 6 - 5

Conditional Signal Assignment

- Conditions
 - Boolean expressions
 - Set of conditions NOT necessarily mutually exclusive or all inclusive
 - First true condition determines the value assigned
 - Last value assigned if all conditions FALSE
- Values

- Anything normally legal on right side of concurrent signal assignment

Synthesis results

- If conditions are mutually exclusive, it synthesizes to a simple multiplexer like the WITH-SELECT-WHEN statement
- Otherwise, it synthesizes to a more complex priority encoder, with the first condition having highest priority

VHDL - Flaxer Eli

Data-Flow Modeling

	Conditional Signal Assignment	
Γ	opcode <= add WHEN (addsub = `0') ELSE	
	sub WHEN (addsub = '1') ELSE	
	nop;	
Г		
	out <= "1011" WHEN ($a = '0'$) ELSE	
	"11" WHEN ($b = 0'$) ELSE	
	x OR y WHEN (a AND b)='1' ELSE	
	"0000 <i>";</i>	
Г	4-to-2 priority encoder	
	outcode <= "11" WHEN in3='1' ELSE	
	"10" WHEN in2='1' ELSE	
	"01" WHEN in1='1' ELSE	
	"00" WHEN in0=`1' ELSE	
	<i>"00";</i>	
L		
VHDL - Flaxer Eli	Data-Flow Modeling	c



Selected Signal Assignment

- Also called a With-Select-When statement.
- Concurrent statement, thus all signals.
- Similar to a sequential CASE statement.
- Select one of several values to drive an output signal.
- Selection based on <u>all possible values</u> of a selector expression.
- Syntax:



Selected Signal Assignment

- Selector expression
 - Signal name, or expression with signal names
- Choices
 - Match type of selector
 - Set of choices must be mutually exclusive and all inclusive
 - Number, string, expression, choice1 | choice2, OTHERS
- Values
 - Anything normally legal on right side of concurrent signal assignment
- Synthesis result
 - Statement synthesizes to an N-bit M-to-1 multiplexer
 - Values are data inputs
 - Selector and choices form select input codes
 - target_signal is the data output

VHDL - Flaxer Eli

Data-Flow Modeling

Ch 6 - 9





The UNAFFECTED Value

It is possible to assign a value of unaffected to a signal in a concurrent signal assignment statement. Such an assignment causes no change to the driver for the target signal.
For example:

WITH	sel	SE	LEC	г								
mi	x 1	<=	`10	11″	WHE	N V	00″	,				
			`11	″	WHE	N	01″	,				
			``00	00″	WHE	N	11″	,				
			UNA	FFE	CTED	WH	EN C	OTH	IERS;			
mix2	<=	%1 0	11″	WHI	EN (a =	• • •	')	ELSE	UNA	FFE	CTED

Data-Flow Modeling

Ch 6 - 11

Don't Cares in Conditions Conditions with don't care values '-' should not be used in IF and WHEN-ELSE statements They are literally compared to the '-' value in simulation They always evaluate to FALSE for synthesis Example: IF a = "0--" THEN ... However, don't cares can be used with the std_match function std_match available in numeric_std and std_arith packages Format: std_match (name, bitstring) Returns true for either 0 or 1 in place of the '-'

- Example: IF std_match(a, "0--") THEN ...

VHDL - Flaxer Eli

VHDL - Flaxer Eli

Data-Flow Modeling