



Course Objectives Affected

- Write functionally correct and well-documented VHDL code, intended for either simulation or synthesis, of any **combinational** or **sequential** logic design.
- Define and use the three major styles of writing VHDL code (structural, dataflow, and behavioral).
- Write VHDL code that can be implemented efficiently in a given technology device.
- Programming and testing the device.

VHDL - Flaxer Eli

Entities & Architectures



	Reserve	ed W	ord -	IEEE	1076-	1993
	abs access after alias all and architecture array assert attribute	downto else elsif end entity exit file for function generate	library linkage literal loop map mod nand new next nor	postponed procedure process pure range record register reject rem report	sri subtype then to transport type unaffected units until use	
	block body buffer bus case component configuration constant disconnect	group guarded if impure in inertial inout is label	null of on open or others out package port	rol ror select severity signal shared sla sll sra	wait when while with xnor xor	Γ
VHDL - Flaxer Eli		E	Entities & Ar	chitectures		Ch 3 - 4







Entities & Architectures

Extended Identifiers

- An extended identifier is a sequence of characters written between two backslashes. Any of the allowable characters can be used, including characters like., !, @, ',and \$. Within an extended identifier, lower-case and upper-case letters are considered to be distinct. Examples of extended identifiers are:
 - \TEST\ -- Differs from the basic identifier TEST.
 - \2FOR\$\
 - \process\ -- Distinct from the keyword process.
 - \7400TTL\
 - -~ Two consecutive backslashes represents one backslash $\mid \rightarrow \mid \mid .$

VHDL - Flaxer Eli

Entities & Architectures

Comments

- Comments in a description must be preceded by two consecutive hyphens (--); the comment extends to the end of the line. Comments can appear anywhere within a description. Examples are: -- This is a comment; it ends at the end of this line.
 - -- To continue a comment onto a second line, a separate
 - -- comment line must be started.
- entity UART is end; -- This comment starts after entity declaration.
- Equivalent to // in C & C++.

HDL - Flaxer Eli

Entities & Architectures

Ch 3 - 8

Ch 3 - 3

Objects

- **Objects** are things that hold values (containers) - Have a class and a type
- Class determines the kind of operations possible for an object
- Type determines the legal values for an object
- Classes:
 - signal value changes as function of time, has a driver; physical wire

Entities & Architectures

- $\ \mbox{variable}$ value changes instantly, no concept of time
- constant value cannot be changed
- file values accessed from external disk file

- Flaxer Eli



























• Port Declaration is primary content of the Entity Declaration

- Each port represents either
 - $-\,$ external pin(s) of the device, or
 - $-\,$ wire(s) connecting two or more entities within a complete device
- Each port has
 - Port name (identifier you create)
 - Mode (direction In, Out, Buffer, InOut)
 - Type (kind of values possible)

VHDL - Flaxer Eli



Entities & Architectures



















Entities & Architectures

- Ports are always signals
 - (object class others are variables, constants, files)
- Types useful for synthesis and simulation
 - bit, bit_vector
 - std_logic, std_logic_vector
 - std_ulogic, std_ulogic_vectorboolean
 - integer
- Types only useful for simulation
 - realtime
- .- Flaxer Eli

Architecture Body					
Architecture defines the follows the	Body function of the entity entity declaration				
<u>Basic</u> architect ARCHITECT BEGIN CONCURR CONCURR	<pre>ture syntax: URE arch_name OF entit ENT_STATEMENT1; ENT_STATEMENT2;</pre>	ty_name IS			
PROCESS	();	No meaning for the order			
PROCEDRU END arch_u	URES(); name ;				
VHDL - Flaxer Eli	Entities & Architectures	Ch 3 - 22			











Behavioral Style

- High-level, Algorithmic
- Easy to write and understand (like high-level language code)
- VHDL Process with sequential statements order is important!
- Executes in zero simulation time

ARCHITECTURE behavior OF mymuxl IS BEGIN mux: PROCESS (a,b,sel) BEGIN IF sel = '0' THEN y <= a; ELSE y <= b; END IF; END PROCESS mux; END behavior;

VHDL - Flaxer Eli



Entities & Architectures

Ch 3 - 27

Dataflow Style

- Mid-level, Data transfers and transformations
- Also called RTL (Register Transfer Language) style
- May be harder to write and understand (like assembly code)
- No VHDL Process
- Multiple concurrent signal assignment statements
- Executes in non-zero simulation time

ARCHITECTURE dataflow OF mymux1 IS BEGIN y <= a WHEN (sel = `0') ELSE b; END dataflow ;

VHDL - Flaxer Eli

Entities & Architectures

Ch 3 - 28



Structural Style

- Low-level, VHDL netlist component instantiations and wiring
- Essentially the text version of a schematic
- Hierarchical
- Uses a package of pre-defined lower-level components
- May be hard to write and understand (very detailed and low level)

Entities & Architectures

No VHDL Process or concurrent signal assignment statements

VHDL -	Flaxer	Eli

Structural Style								
USE work.gates_pkg.all;								
ARCHITECTURE structural OF mymux1 IS								
SIGNAL ta, tb: bit_vector (3 downto 0);								
SIGNAL seln: bit;								
BEGIN								
<pre>u0: and2 PORT MAP (a(3), seln, ta(3));</pre>								
<pre>u1: and2 PORT MAP (a(2), seln, ta(2));</pre>								
<pre>u2: and2 PORT MAP (a(1), seln, ta(1));</pre>								
<pre>u3: and2 PORT MAP (a(0), seln, ta(0));</pre>								
u4: and2 PORT MAP (b(3), sel, tb(3));								
u5: and2 PORT MAP (b(2), sel, tb(2));								
u6: and2 PORT MAP (b(1), sel, tb(1));								
u7: and2 PORT MAP (b(0), sel, tb(0));								
u8: or2 PORT MAP (ta(3), tb(3), y(3));								
u9: or2 PORT MAP (ta(2), tb(2), y(2));								
u10: or2 PORT MAP (ta(1), tb(1), y(1));								
ull: or2 PORT MAP (ta(0), tb(0), y(0));								
ul2: not PORT MAP (sel, seln);								
END structural;								
VHDL - Flaxer Eli	Ch 3 - 31							
Luddes & Architectures								







Effects of Style on Synthesis

- For complex circuits, the style of description affects the implementation by synthesizer and fitter (or place-and-route) Why?
- The VHDL code may not be an optimal description of the function
- The synthesizer may not generate logic descriptions in the best form for a particular device's fitter tool
- The fitter may not choose the best device resources to use, even though it receives the optimal description from the synthesizer.

Entities & Architectures

VHDL - Flaxer Eli

Effects of Style on Synthesis

- General recommendations:
- Start with behavioral and dataflow code - easiest to write and understand and debug
- Use structural code where design naturally decomposes into separate functional blocks
- If this does not satisfy area/speed goals, add synthesis directives and constraints
- If result still does not satisfy goals, add more detailed RTL descriptions and/or use vendor-specific library components.

VHDL - Flaxer Eli

Entities & Architectures