








74163 State Table


Inputs				Current State				Next State			
/CLR	/LD	ENT	ENP	QD	QC	QB	QA	QD*	QC*	QB*	QA*
0	X	X	X	X	X	X	X	0	0	0	0
1	0	X	X	X	X	X	X	D	C	B	A
1	1	0	X	X	X	X	X	QD	QC	QB	QA
1	1	1	0	X	X	X	X	QD	QC	QB	QA
1	1	1	1	0	0	0	0	0	0	0	1
1	1	1	1	0	0	0	1	0	0	1	0
1	1	1	1	0	0	1	0	0	1	0	1
1	1	1	1	0	1	0	0	0	1	0	1
1	1	1	1	0	1	0	1	0	1	1	0
1	1	1	1	0	1	1	0	0	1	1	1
1	1	1	1	0	1	1	1	1	0	0	1
1	1	1	1	1	0	0	0	1	0	1	0
1	1	1	1	1	0	0	1	1	0	1	1
1	1	1	1	1	0	1	0	1	1	0	1
1	1	1	1	1	0	1	1	1	1	0	1
1	1	1	1	1	1	0	0	1	1	1	0
1	1	1	1	1	1	0	1	1	1	1	1
1	1	1	1	1	1	1	0	1	1	1	1
1	1	1	1	1	1	1	1	0	0	0	0

Flaxer Eli - Logic Design
CLT


Ch 9 - 5



Modulo-11 Counter [5,6, ..., 15, 5, 6, ...]




Decoded Modulo-8 Counter



Better Solution: Ring Counter
Less logic, simpler to understand


Shift Registers

- Multi-bit register that moves data "sideways" left/right (1 bit/clock)



⇒ Often used to rearrange bits or Multiply/Divide by 2


Serial In, Parallel Out (SIPO) Shift register




Serial to Parallel Converter

4-bit shift register example:
serin: 1 0 1 1 0 0 1 1 1 0
1Q: - 1 0 1 1 0 0 1 1 1
2Q: - - 1 0 1 1 0 0 1 1
3Q: - - - 1 0 1 1 0 0 1
4Q: - - - - 1 0 1 1 0 0
clock: ↑↑↑↑↑↑↑↑↑↑

Parallel In, Parallel Out (PIPO) Shift Register




MSI Shift Registers



MSI Shift Registers


Quad Bidirectional Universal (4-bit) PIPO




74x194 State table (4 functions)

Function	Input		Next state			
	S1	S0	QA*	QB*	QC*	QD*
Hold	0	0	QA	QB	QC	QD
Shift right	0	1	RIN	QA	QB	QC
Shift left	1	0	QB	QC	QD	LIN
Load	1	1	A	B	C	D

74x194 Schematic




Universal shift register




Shift Register Control Application: Ring Counter

- Shift Register Counter
 - cyclic state diagram
 - not normal counting sequence

- Ring Counter
 - n states with n-bit Shift Register
 - simplest form
 - initially reset to load



- Glitch-free 1-of-n decoder



Ring Counter Timing

